

**CSE241 Due: Friday July 8, 2016 2pm Electronic submission by email**

1. 3.32 (d) and (e)
2. 3.36 (a) and (b)
3. Implement a 4 bit ripple carry adder in structural verilog; simulate and show all details along with results.