



**Phases of Instruction Execution Precise Interrupts** P Fetch: Instruction bits retrieved I-cache It must appear as if an interrupt is taken between from cache. Ŧ *two instructions* (say  $I_i$  and  $I_{i+1}$ ) Fetch Buffer Decode: Instructions placed in appropriate issue (aka "dispatch") stage buffer • the effect of all instructions up to and including I<sub>i</sub> is totally complete Issue uffe • no effect of any instruction after I<sub>i</sub> has taken place Execute: Instructions and operands sent to execution units. When execution completes, all results and Func. The interrupt handler either aborts the program or restarts it at  $I_{i\!+\!1}$  . exception flags are available. Result Buffer Commit: Instruction irrevocably updates architectural state (aka "graduation" or itate CSE 490/590, Spring 2011 CSE 490/590, Spring 2011



























## Acknowledgements

- These slides heavily contain material developed and copyright by
  - Krste Asanovic (MIT/UCB)
     David Patterson (UCB)
- And also by:

  - Arvind (MIT)
    Joel Emer (Intel/MIT)
    James Hoe (CMU)

  - John Kubiatowicz (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252

CSE 490/590, Spring 2011

19