













1) Taking Advantage of Parallelism **Pipelined Instruction Execution** · Increasing throughput of server computer via multiple Time (clock cycles) processors or multiple disks Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Cycle 6 Cycle 7 · Detailed HW design Ι Carry lookahead adders uses parallelism to speed up computing sums from linear to logarithmic in number of bits per operand n s t Ifetch - Multiple memory banks searched in parallel in set-associative caches · Pipelining: overlap instruction execution to reduce the r. total time to complete an instruction sequence. 0 - Not every instruction depends on immediate predecessor = executing instructions completely/partially in parallel possible d Classic 5-stage pipeline: 1) Instruction Fetch (Ifetch), 2) Register Read (Reg), 3) Execute (ALU), 4) Data Memory Access (Dmem), 5) Register Write (Reg) е r CSE 490/590, Spring 2011

















































If everything improves at the same rate, then nothing really changes
 When rates vary, require real innovation

CSE 490/590, Spring 2011



- These slides heavily contain material developed and copyright by
 - Krste Asanovic (MIT/UCB)
 David Patterson (UCB)
- And also by:
 Arvind (MIT)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
- · MIT material derived from course 6.823
- · UCB material derived from course CS252

CSE 490/590, Spring 2011