













Cache Coherence vs. Memory Consistency

 A cache coherence protocol ensures that all writes by one processor are eventually visible to other processors

i.e., updates are not lost

• A memory consistency model gives the rules on when a write by one processor can be observed by a read on another

- Equivalently, what values can be seen by a load

- A cache coherence protocol is not enough to ensure sequential consistency

 But if sequentially consistent, then caches must be coherent
- Combination of cache coherence protocol plus processor memory reorder buffer implements a given machine's memory consistency model

CSE 490/590, Spring 2011

12

