







CSE 490/590, Spring 2011







TLB Designs Handling a TLB Miss · Typically 32-128 entries, usually fully associative Each entry maps a large page, hence less spatial locality across pages → more likely that two entries conflict Software (MIPS, Alpha) TLB miss causes an exception and the operating system - Sometimes larger TLBs (256-512 entries) are 4-8 way set-associative walks the page tables and reloads TLB. A privileged - Larger systems sometimes have multi-level (L1 and L2) TLBs "untranslated" addressing mode used for walk · Random or FIFO replacement policy Hardware (SPARC v8, x86, PowerPC) · No process information in TLB? A memory management unit (MMU) walks the page · TLB Reach: Size of largest virtual address space that tables and reloads the TLB can be simultaneously mapped by TLB If a missing (data or PT) page is encountered during the TLB reloading, MMU gives up and signals a Page-Fault exception for the original instruction Example: 64 TLB entries, 4KB pages, one page per entry TLB Reach = ____64 entries * 4 KB = 256 KB (if contiguous) CSE 490/590, Spring 2011 CSE 490/590, Spring 2011













