CSE 490/590 Computer Architecture

Synchronization and Consistency I

Steve Ko
Computer Sciences and Engineering
University at Buffalo

Last time…
• Multithreading executes instructions from different threads
• Coarse-grained multithreading switches threads on cache misses
• Most of the OoO superscalar units are idle.
• SMT utilizes most of the circuitry already present.
• Levels of multithreading
  – OoO superscalar
  – Fine-grained
  – Coarse-grained
  – Multiprocessing
  – SMT

A Producer-Consumer Example

The program is written assuming instructions are executed in order.

Producer posting Item x:
  Load R_{tail}, (tail)
  Store (R_{tail}), x
  R_{tail} = R_{tail} + 1
  Store (tail), R_{tail}

Consumer:
  Load R_{head}, (head)
  spin:
    Load R_{tail}, (tail)
    if R_{head} == R_{tail} goto spin
    Load R_{head}, (head)
    Load R_{tail}, (head)
    Store (head), R_{head}
    process(R)

Can the tail pointer get updated before the item x is stored?
Programmer assumes that if 3 happens after 2, then 4 happens after 1.

Problem sequences are:
2, 3, 4, 1
4, 1, 2, 3

Sequential Consistency

A Memory Model

"A system is sequentially consistent if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in the order specified by the program" - Leslie Lamport

Sequential Consistency =
  arbitrary order-preserving interleaving
  of memory references of sequential programs

Sequential concurrent tasks: T1, T2
Shared variables: X, Y (initially X = 0, Y = 10)

T1:
  Store (X), 1 (X = 1)
  Store (Y), 11 (Y = 11)
T2:
  Load R_{head} (Y)
  Load R_{head} (tail)
  Store (Y'), R_{head} (Y' = Y)
  Load R_{head} (X)
  Store (X'), R_{head} (X' = X)

what are the legitimate answers for X' and Y'?
(X', Y') ∈ {(1, 11), (0, 10), (1, 10), (0, 11)} ?
Sequential Consistency

Sequential consistency imposes more memory ordering constraints than those imposed by uniprocessor program dependencies. What are these in our example?

T1: Store (X), 1 (X = 1)
T2: Store (Y), 11 (Y = 11)
Store (Y'), R
Load R, (X)
Additional SC requirements

Does (can) a system with caches or out-of-order execution capability provide a sequentially consistent view of the memory? More on this later.

Multiple Consumer Example

Producer posting Item x:
Load R (tail), (tail)
Store (R tail), x
R tail = R tail + 1
Store (tail), R tail

Consumer:
Load R (head), (head)
Spin:
Load R (tail), (tail)
if R head == R tail goto spin
Load R, (R head)
R head = R head + 1
Store (head), R head

Critical section: Needs to be executed atomically by one consumer = locks

Locks or Semaphores

E. W. Dijkstra, 1965

A semaphore is a non-negative integer, with the following operations:

P(s): if s>0, decrement s by 1, otherwise wait
V(s): increment s by 1 and wake up one of the waiting processes

P's and V's must be executed atomically, i.e., without
- interruptions or
- interleaved accesses to s by other processors

Process i
P(s)
V(s)

Initial value of s determines the maximum no. of processes in the critical section

Implementation of Semaphores

Semaphores (mutual exclusion) can be implemented using ordinary Load and Store instructions in the Sequential Consistency memory model. However, protocols for mutual exclusion are difficult to design...

Simpler solution: Atomic read-modify-write instructions

Examples: m is a memory location, R is a register

CSE 490/590 Administrivia

- Quiz 2 (Friday 4/8): After midterm until today
- Project 1 regrading
  - Email and talk to both me and Jangyoung
- Project 2 revision up soon (with some clarification)
  - Always email me and the TAs together for project-related questions
  - 5th (define-your-own) deadline this Wed

Acknowledgements

- These slides heavily contain material developed and copyright by
  - Krste Asanovic (MIT/UCB)
  - David Patterson (UCB)

- And also by:
  - Arvind (MIT)
  - Joel Emer (Intel/MIT)
  - James Hoe (CMU)
  - John Kubiatowicz (UCB)

- MIT material derived from course 6.823
- UCB material derived from course CS252