

CSE 490/590 Computer Architecture

VLIW

Steve Ko
Computer Sciences and Engineering
University at Buffalo

CSE 490/590, Spring 2011


Last time...

- BTB allows prediction very early in pipeline
- In practice, use BHT and BTB together
- Speculative store buffer holds store values before commit to allow load-store forwarding
- Can execute later loads past earlier stores when addresses known, or predicted no dependence

CSE 490/590, Spring 2011

2


Datapath: Branch Prediction and Speculative Execution



CSE 490/590, Spring 2011

3

Superscalar Control Logic Scaling




- Each issued instruction must somehow check against $W \cdot L$ instructions, i.e., growth in hardware $\propto W \cdot L$
- For in-order machines, L is related to pipeline latencies and check is done during issue (interlocks or scoreboard)
- For out-of-order machines, L also includes time spent in instruction buffers (instruction window or ROB), and check is done by broadcasting tags to waiting instructions at write back (completion)
- As W increases, larger instruction window is needed to find enough parallelism to keep machine busy \Rightarrow greater L
 \Rightarrow Out-of-order control logic grows faster than W^2 ($\sim W^3$)

CSE 490/590, Spring 2011

4

Out-of-Order Control Complexity: MIPS R10000




[SGI/MIPS Technologies Inc., 1995]

CSE 490/590, Spring 2011

5


Sequential ISA Bottleneck



CSE 490/590, Spring 2011

6

VLIW: Very Long Instruction Word



- Multiple operations packed into one instruction
- Each operation slot is for a fixed function
- Constant operation latencies are specified
- Architecture requires guarantee of:
 - Parallelism within an instruction => no cross-operation RAW check
 - No data use before data ready => no data interlocks

CSE 490/590, Spring 2011

7

VLIW Compiler Responsibilities

- Schedules to maximize parallel execution
- Guarantees intra-instruction parallelism
- Schedules to avoid data hazards (no interlocks)
 - Typically separates operations with explicit NOPs

CSE 490/590, Spring 2011

8

Early VLIW Machines

- FPS AP120B (1976)
 - scientific attached array processor
 - first commercial wide instruction machine
 - hand-coded vector math libraries using software pipelining and loop unrolling
- Multiflow Trace (1987)
 - commercialization of ideas from Fisher's Yale group including "trace scheduling"
 - available in configurations with 7, 14, or 28 operations/instruction
 - 28 operations packed into a 1024-bit instruction word
- Cydrome Cydra-5 (1987)
 - 7 operations encoded in 256-bit instruction word
 - rotating register file

CSE 490/590, Spring 2011

9


CSE 490/590 Administrivia

- HW2 is out
- Midterm solution will be up today
- Quiz 2 (next Friday 4/8)

CSE 490/590, Spring 2011

10

Loop Execution




How many FP ops/cycle?

$$1 \text{ fadd} / 8 \text{ cycles} = 0.125$$

CSE 490/590, Spring 2011

11

Loop Unrolling




Need to handle values of N that are not multiples of unrolling factor with final cleanup loop

CSE 490/590, Spring 2011

12

VLIW Instruction Encoding



- Schemes to reduce effect of unused fields
 - Compressed format in memory, expand on I-cache refill
 - » used in Multiflow Trace
 - » introduces instruction addressing challenge
 - Mark parallel groups
 - » used in TMS320C6x DSPs, Intel IA-64
 - Provide a single-op VLIW instruction
 - » Cydra-5 UniOp instructions

CSE 490/590, Spring 2011

19

Acknowledgements

- These slides heavily contain material developed and copyright by
 - Krste Asanovic (MIT/UCB)
 - David Patterson (UCB)
- And also by:
 - Arvind (MIT)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252

CSE 490/590, Spring 2011

20